Amendments to the Specification

The following paragraphs are marked up to show changes relative to the replaced version of the paragraphs. Applicants submit that no new matter is added to this application as a result of the following amendments.

A. Amendment to the Abstract

Please replace the paragraph of the Abstract, which begins on page 18, line 6, with the following replacement paragraph.

A method for handling system management interrupts in multiprocessors systems is provided. After the processors of the system enter entering system management mode, one of the processors of the system is designated to handle the system management interrupt. The designated processor designated to handle the system management interrupt scans a memory location that includes a memory space associated with the saved contents of the processor registers of each processor. After locating a SMI signature in one of the memory spaces associated with the respective processors of the system, the SMI handler of the designated processor designated to handle the system management interrupts, retrieves any necessary parameters for the system management interrupt from the memory space associated with the SMI signature, thereby allowing a processor to cause the issuance a SMI, to pass a set of parameters for the software SMI, and to permit a second processor to receive the parameters and handle the software SMI.

3

6

HQU03:942977.3

B. Amendment to the Title

In accordance with the Examiner's suggestion, please replace the title with the following replacement title.

System and Method for the Handling of Software System Management Interrupts in a Multiprocessor Computer System

4

C. Amendment to the Brief Description of the Drawings

Beginning on page 6, line 6, replace the paragraphs of the Brief Description of the Drawings with the following replacement paragraphs.

Figure 2 is a flow diagram of the process of handling a software system management interrupt; and

Figure 3 is a diagram of the system management RAM memory space; and

Figure 4 is a diagram of the architecture of a multiprocessor computer system.

D. Amendment to the Detailed Description of the Invention

Please replace the paragraph of the Detailed Description of the Invention that begins on page 8, line 22 with the following replacement paragraph.

In some cases, only one of the processors of a multiprocessor system is designated as being the processor that handles all system management interrupts. In this scenario, as shown in Figure 4, only one processor of the computer system, the SMI processor, will include a SMI handler and the responsibility for handling all system management interrupts will be passed to this processor. The disclosed method of parameter passing and initiation of software system management interrupts in multiprocessor systems is advantageous in those computer systems in which only one of the system processor is designated to handle all system management interrupts. Regardless of the processor identity of the processor that caused the issuance of the software SMI, the system management interrupt can be handled through the single processor of the computer system that includes the SMI handler.

6



HOU03:942977.3